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Abstract
With the progression from large scale integration (LSI) to very large scale inte-
gration (VLSI), and eventually ultra large scale integration (ULSI), integrated circuit
fault coverage is becoming increasingly important. Naturally as we move from LSI to-
wards ULSI the area consumed by devices is getting ever larger. Larger area devices are
known to have a higher probability of containing manufacturing induced defects. Fault
analysis attempts to measure how well a given set of tests can detect these manufacturing
induced defects. One typical means of performing fault analysis is to compare the re-
sponse of a known "good" (unfaulty) logical circuit, to some stimulus, with that of one
containing a fault. However, it can be extremely costly and time consuming to obtain an
accurate fault coverage analysis for a VLSI integrated circuit containing many thousands
of gates. The cost and time of fault analysis can be contained with a unique technique
•
presented in this thesis. This technique is a serial fault simulation implementation, which
uses both the C programming language and switch-Ieve1logic simulations, combined, to
yield both a cost and time effective method for determining the fault coverage of an in-
tegrated circuit.
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Chapter 1: Introduction
As integrated circuit design progresses from LSI to VLSI, and eventually ULSI,
the measured fault coverage is becoming increasingly important. Fault coverage gives a
measure of how well a certain set of test vectors or stimulus is able to detect manufacturing
induced defects. There are many commonly used means, today, for modelling these man-
ufacturing defects. In the stuck-at fault model, one of the more widespread models, any
node of an integrated circuit can independently be stuck-at-O or stuck-at-l. However, it can
be extremely time consuming and costly to obtain an accurate fault coverage analysis for
very large integrated circuits. A typical way around this problem is to use fault sampling
in which a random sample of the total number of faults is used to estimate the fault cover-
age of a circuit. The estimated coverage is, of course, highly dePfndent upon the size of
the given sample. Even with an adequate sample size, for a large VLSI device, there is still
the problem of large memory capacity needed to store the "good" model and the "faulty"
model(s). Many of the present problems with fault analysis, such as computer run time,
cost, and memory capacity, can be overcome if a large portion of the device being ana-
lyzed is defmed functionally using the C programming language. This thesis is intended
to present such a technique, mixed with the use of switch level logic simulation, to help
bring the increasing time and cost of performing fault analysis back to manageable levels.
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1.1 The Relative Importance of Fault Coverage
Over the past decade or so there have been rapid and vast increases in the complexity,
cost, area reduction, frequency, etc. of devices in the semiconductor industry. Semiconduc-
tor chip manufacturers have found that in order to make themselves stand out, in this
crowded and fiercely competitive arena, their product must be of the highest quality attain-
able. For this reason, the testing ofLSI and VLSI semiconductor devices has taken on a role
of increasing importance. Device testing is one of many steps necessary to provide a top
quality product. It is also a major portion of the overall product realization process for VLSI
devices, as can be seen in a simplified product realization flow chart depicted in Figure 1.
Device Requirements
t
Device Specifications
t
Device Design and
Test Development
t
Fabrication and Testing
t
Semiconductor Product
Figure 1. Simplified semiconductor product realization process
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It is fairly easy to see that a manufacturer's ability to fully test a particular product is
directly related to that products final quality. Semiconductor device testing is very expen-
sive, though, and becoming more so every year.
Containing testing costs is of extreme importance to anyone in the semiconductor busi-
ness. The cost of testing rises in proportion with the square of the number of individual de-
vices on a chip[l]. This means that as the semiconductor industry moves from one process
technology to a future finer line process, which doubles the available device area, the cost
and effort to test these devices could quadruple. The advantage of early device testing is
evident at the individual chip level but this advantage becomes increasingly important as
these chips are used in other products. Reports have been published which put the cost of
faulty device detection at a factor of 10 increase for each additional level of assembly[l].
As an illustration of this fact, consider figure 2, which shows tl'\e cost of detection of a
faulty RAM device at the various levels of assembly.
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Figure 2. Increasing cost of faulty device detection
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The cost of testing a lK bit RAM chip today, accounts for roughly 10 percent of the
total manufacturing cost. The cost of testing a 64K RAM device can be as high as 40 per-
cent of the total cost ofmanufacturing. Clearly the cost of testing these devices must be cur-
tailed to allow a semiconductor manufacturer to deliver the highest quality part, as well as,
make a profit.
1.2 Fault Coverage Quantified
The information, presented in section 1.1, pertaining to chip testing costs, is the prime
motivation behind the analysis of manufacturing defects or device faults. Fault coverage is
an indication or a measure of how well a set of tests, applied to a device, is able to screen
out parts which may contain manufacturing induced defects. This measure serves to eval-
uate the quality of the tests used on a semiconductor device and is arrived at after perform-
ing some method of fault analysis. A high fault coverage gives an increased level of
confidence that a particular semiconductor device is being fully tested and that any intro-
•
duced manufacturing defects will be discovered prior the next level of assembly. Many
studies have been done to correlate fault coverage with an overall measure of device qual-
ity[2,3,4,5]. This quantitative measure can be arrived at by many different means and is de-
noted by such terms as reject ratio, yield, PQL (product quality level) and DPM (defects
per million). The goal of a very high fault coverage is to yield a low reject ratio for devices,
a very high PQL and a very low DPM ratio.
1.2.1 Reject Ratio
A reject ratio is a rather simple notion used to measure a particular product's outgoing
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quality level. The reject ratio is defined as the ratio of the number of defective devices,
which tested "good", to the total number of devices which tested "good". This relationship
can be expressed as
Reject ratio -
Number of faulty devices tested "good"
Total number of devices tested "good"
Figure 3. Reject ratio definition
Semiconductor manufacturers would like to see this ratio as close to zero as possible.
A higher percentage fault coverage tends to reduce the numerator of this relationship yield-
ing a lower reject ratio. This simple definition, however, belies the difficulty in applying
this measure to semiconductor devices. An actual measure of th() reject ratio from tested
devices is usually very difficult to obtain and usually not extremely accurate. For this rea-
son, statistical techniques are sometimes used to arrive at a product quality level expressed
as a reject ratio. However, the wide variety of models for reject ratio computation raises
questions about the validity of the data obtained by these techniques. In a recent study, per-
formed jointly by scientists from AT&T Bell Laboratories, Delco Electronics and the Uni-
versity of Nebraska, five statistical techniques were analyzed[2]. The resultant data
indicated reject ratio predictions varied by more than an order of magnitude. Therefore, a
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measure of product quality is not always easily and accurately obtained from a predicted
reject ratio.
1.2.2 Yield
Another measure of how well faulty devices are screened out is the yield of a device.
The yield of a semiconductor wafer is the number of expected good devices for a given
area defect density, point defect density and a given active device area. The wafer yield,
Y, is expressed by the following equation
y (1)
where YO = area defect yield factor (Large area defects causing whole portions of a wafer
to fail)
D = spot defect density (Fatal defects randomly distributed over total wafer)
A = active device area
Two of the main contributors to a reduction in the wafer yield, are the large area de-
fects and the smaller point, or spot defects. Both of these types of process related defects
can affect the yield but the spot defects are of greater interest to someone performing fault
analysis. Area defects, otherwise known as global defects, tend to affect large areas of the
semiconductor wafer and, in many cases, can be easily detected during the manufacturing
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process. These area defects are represented by the tenn YO in equation 1.
Detecting spot defects is typically the reason behind most fault analysis work. Spot de-
fects are randomly located and are caused by local process disturbances. These randomly
distributed defects are usually a minute area of either missing or extra material in one of
the devices conductive, semi-conductive or insulating layers. Airborne particles are most
prevalent among the many sources of spot defects. How these spot defects manifest them-
selves into various fault models will be discussed in chapter 2. Experimental yield data in-
dicates a best fit if a gamma distribution is assumed for the spot defect density, D. For a
very large sample size, the average yield, Ya, can be expressed by
(2)
where YO = average area defect yield factor
DO = average value for defect density
A = variance of the defect density
A = active device area
The effective probed chip area, Ap• as a function of the fault coverage can be expressed
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by equation 3. F is the fractional fault coverage obtainable from an applied set of stimuli
and A is the active device area.
A = AFp (3)
The true yield, Y l , of a device is the expected yield given a 100% fault coverage. Given
the average yield of equation 2, the ratio of the true yield, Yl' to the yield at wafer probe,
Yp' can be given by (assuming Yl = Ya)
(4)
Using equation 4, an expression for F can be derived which yields a number for the re-
quired fault coverage to achieve an acceptable ratio of true yield to yield at wafer probe.
This is expressed in equation 5 below.
F=
[(~t·(1 +t..DOA) -1)
ADOA
9
(5)
If it is assumed that, A, the variance of the defect density, approaches zero (indicative
of a single spot defect) then equation 2 reduces simply to
(6)
Equation 5 is also reduced to the following simple equation which relates the fault cov-
erage to the expected average wafer yield
1 (Y t )F = 1+--01n -
DOA Yp (7)
Figure 4 shows the fault coverage, F, as a function of YrfYp for various values of DoA·
Clearly emphasized is the need for very high fault coverage as the semiconductor industry
progresses towards VLSI devices which consume ever larger areas, with only minimal de-
creases in the average defect density.
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Figure 4. Fault Coverage as a function of Yt/Yp and DOA
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1.3 Organization of thesis
The primary goal of this thesis is to present a unique implementation of a mixed-mode
fault simulator for VLSI MOS circuits. To fully appreciate the value of such a simulator,
some background material needs to be presented on what fault analysis is all about. Chap-
ter 1 gave a brief introduction to the design flow of an MOS device and concrete reasoning
for the process of determining the fault coverage of a device. Examples of the cost, to in-
dustry, of unacceptably low fault coverage were presented. Chapter 2 introduces many of
the fault models that have been presented in the literature and implemented in various
fault simulators. These are a few of the many models for manufacturing induced defects,
widely known as faults. In Chapter 3, various types of fault simulators are described. The
serial, parallel, differential and concurrent type fault simulators are discussed with few ad-
vantages and disadvantages for each.
A fault simulation is typically run using a logic simulator with the "good" circuits out-
puts compared with those of a faulty circuit. Chapter 4 presents three categories of logic
simulators. Gate-level, functional-level and switch-level logic simulators are defined with
a reasoning behind the development of each type. Basic characteristics of each type of
logic simulator are also presented.
Chapter 5 begins the presentation of a unique implementation of a fault simulator us-
ing a mixed-mode approach. The two levels of simulation, functional-level and switch-
12
level, are combined to yield a mixed-mode fault simulator which is fast, accurate and cost
effective. The implementation details of this fault simulator are presented in this chapter.
In Chapter 6, the capabilities and shortcomings of the new mixed-mode fault simula-
tor are discussed. Some ideas for future work are also presented.
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Chapter 2: Point Defect Models
Point or spot defects are localized manufacturing induced defects. These semiconduc-
tor flaws typically are located in very small portions of the overall area but can result in
very complex circuit failure modes. There are many sources of these defects, a few of
which are airborne particles, particles from the manufacturing equipment, overetches and
post-manufacturing sources such as electromigration. These types of flaws can be lone de-
fects and can also occur in clusters within a given device. Because of the numerous failure
modes and sources of defects, it is very difficult to completely and accurately define a
physical model which covers all point defects. Furthermore, any single model would be
both technology and layout dependent. For these reasons there exist many different point
defect models being used today for fault analysis[6,7,8]. Some of the more common are
the transistor stuck-on, stuck-open, bridges and the stuck-at models.
2.1 Transistor stuck-on fault model
The stuck-on model implies that a transistor is always in the ON or low impedance
state. Some possible causes of a stuck-on transistor are gate oxide shorts, bridging defects,
punchthrough, parasitic transistor leakage and signal line breaks. This list is by no means
exhaustive but gives some of the reasons why a transistor could become permanently con-
ducting. A stuck-on defect can be detected if it causes the logical function of a circuit to
differ and this difference is propagated to the external device pins. Many stuck-on defects,
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however, are extremely difficult to detect. One clear example of this is a logical NOR gate,
shown in Figure 5, with transistor MPI stuck-on. Even with MPI stuck-on this logic gate
vnD
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~ B-1 Mn2
vss
Figure S. Stuck-on fault at MPI transistor
would typically behave the same as one without this defect. This is true because PFET's
usually have much smaller drive capability than a NFET with similar width to length ra-
tios. In this example the PFETs are also in series.
2.2 Transistor stuck-open fault model
A second physical model used to describe a class of point defects is the stuck-open
model. This model is also called the stuck-off or breaks model in the literature. A defect
which causes either the gate, drain or source connection of a transistor to become discon-
nected is covered by this model. Open connections can be caused by missing conducting
material or even extra insulating material in the path of the gate, drain or source conductor.
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An important point concerning the stuck-open model is that this type of defect may occur
both during device fabrication and as a latent failure. Latent failures can arise from elec-
tomigration of conducting material and conductor voids due to rapid thermal expansion
and contraction. Implementing this model is difficult due to the large number of connect-
ing layers and conductors which can suffer "opens". This model must cover breaks in
semiconductor material internal to a logic gate (intra-gate breaks) as well as those external
to any logic gate (signal-line breaks). Intra-gate opens have markedly different character-
istics than signal-line breaks and yet both must be encompassed by this model.
An intra-gate open, which leaves no low impedance path between the logic gates out-
put and VSS or VDD, will yield a gate who's output is stuck-at either high or low. If, how-
ever, all low impedance paths to either VDD or VSS are not broken then the logic gate
behaves like a dynamic sequential circuit. Here alone, different faulty behavior is observed
•
for just slightly different intra-gate defects.
The signal-line breaks result in transistors with floating gates. Depending on the
charge stored on the transistor gate, this can result in either a permanently non-conducting
transistor or a permanently conducting transistor. The non-conducting transistor will be-
have similar to an intra-gate defect while the permanently conducting transistor will be-
have as the stuck-on model.
2.3 Delay fault model
A slightly different type of fault model is the delay fault model. This fault model at-
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tempts to detect some continuous parameter of the circuit such as path delays. A fault of
this type would be considered a parametric fault, whereas the previously discussed models
are all considered logical faults. Any predefined increase in the time it takes for a specific
set of test stimuli to propagate through a faulty device would be defined as a delay fault.
Delay faults can be caused by subtle modifications to a semiconductor process or other
types of faults, such as bridging faults.
2.4 Bridging fault model
A bridge fault model is a model of the physical effect of two or more circuit nodes
which become bridged or connected to one another due to some fabrication related defect.
Like the stuck-open fault, bridges can be caused by either missing insulating material or
extra conductive material deposited upon a semiconductor device. This fault model is es-
•
pecially complex to implement as it can only be detected if the bridged nodes are at dif-
ferent logic levels. Two bridged nodes at a logic level" 1" will behave the same as two
unbridged nodes both held at a logic "0" level. Not only must the circuit nodes be at dif-
ferent potentials, but one node must be able to overdrive the other and then to propagate
this faulty behavior to the circuit outputs where the fault can be observed. However, even
if one node does not completely overpower the other, this bridge fault may still slow the
bridged nodes sufficiently so that this fault may be detected as a delay fault. Another prob-
lem with this fault model is that the number of possible bridges in a circuit is often pro-
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hibitively large. Considering only bridges between two nodes, there are theoretically on
the order of n2 pairs of nodes which could be bridged, where n is the number of circuit
nodes.
2.5 Stuck-at fault model
By far the simplest model, and the one most commonly used in fault simulation, is the
single stuck-at model. In this point defect model, any node of a circuit can independently
become stuck at logic" 1" or logic "0". A stuck-at zero fault models a circuit node per-
manently connected to ground potential while a stuck-at one fault models a circuit node
permanently connected to the circuit power. This is considered the "classical" fault model
and it has gained widespread use in fault simulation due to the following reasons:
- stuck-at faults are technology independent;
- they effectively represent most manufacturing induced defects;
- they can be analyzed by known methods; and
- they have proven to be an effective measure of test quality.
The stuck-at fault model strikes a fair balance between a model which is simple
enough to implement in a fault simulator and yet still complex enough to represent a ma-
jority of the manufacturing defects which may occur. It is technology independent since
the model is not concerned with the construction of the gates themselves. This fault model
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also allows for a technique called fault collapsing which reduces the number of faults
which need to be simulated, by removing equivalent faults from the total stuck-at fault list.
For example, the 2 input NAND gate, depicted in Figure 6, could have a total of 6 stuck-
at faults. Each input could be stuck-at logic "1" or stuck-at logic "0". In addition, the out-
put, Z, can also be stuck-at logic "1" or logic "0". It can be easily seen that this circuit
will have the same faulty behavior if the output is stuck-at logic "0" or if either input, A
or B, is stuck-at logic "1". This logic gate will also have the same faulty behavior if either
input is stuck-at logic "0" as the output being stuck-at logic" 1". This example clearly
s-a-~ ~ s-a~ ~:~I....----...;)_Z :~ ) s-a~ :~ ) s-a~o
s-a-O s-a,,- ~/
Figure 6. Stuck-at fault for a 2 input NAND gate
indicates the value of fault collapsing in reducing the overall size of the fault list.
It is obvious that the number of stuck-at faults for a relatively small circuit can become
quite large. The fault collapsing technique, however, brings the number of faults, which
must be simulated, back down to a manageable level. This type of fault model is typically
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applied at the gate level and it is implemented in many commercial fault simulators, in-
cluding AT&T Bell Laboratories fault simulator MOTIS/FSIM[9]. This same front end
tool, which perfonns the fault list generation and fault collapsing, is used in the serial fault
simulator presented in this thesis.
The stuck-at fault model is implemented in the fault simulator presented in this thesis,
primarily due to its ease of implementation. This fault model only requires the ability to
find the faulty node, in the circuit netlist, and tie it to either logic "0" or logic"1". There
is, however, a fair amount of data and experience, with this fault model, which indicates
that it covers the majority of the manufacturing induced defects.
20
Chapter 3. Types of fault simulators
The measurement of fault coverage is typically done with the use of a fault simulator.
A given fault simulator may implement any of the previously discussed fault models with-
in the chosen fault algorithm. A fault algorithm is chosen by making trade-offs between
ease of implementation, performance objectives, memory capacity, CPU power, etc. Sev-
eral algorithms have been proposed, for VLSI semiconductor design, and implemented in
commercial fault simulators. These fault simulators will generally fall into one of the fol-
lowing categories:
- Serial fault simulation
- Parallel fault simulation
- Deductive fault simulation
- Differential fault simulation
- Concurrent fault simulation
Another promising area of work in fault detection, although not simulation based, is
the ~ent work in quiescent current (IDDQ) monitoring or current testing[IO,11,12,13].
This technique takes advantage of the fact that CMOS circuits are designed to draw very
little quiescent current from the power supplies. IDDQ monitoring is especially useful in
sequential circuits where many stuck-at faults may go undetected.
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3.1 Serial fault simulation
The serial or sequential fault simulation algorithm is simple and easy to implement.
This algorithm models the responses of N + 1 circuits, these being the "good" circuit and
N faulty circuits. One logical fault is inserted into each of the N faulty circuits which are
then run sequentially while comparing circuit outputs to the fault free circuit. An example
# the fault free circuit
for x = 1 to v
do
apply vector x;
record fault free circuit outputs;
done;
# N faulted circuits
for y = 1 to n
do
inject fault y;
for z = 1 to v;
do
apply vector z;
if faulty outputs != fault free outputs
then
report fault detected;
next y;
else
report fault undetected;
done;
done;
report final fault coverage;
Figure 7. Pseudo code for a serial fault algorithm
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of a sequential fault simulation algorithm is shown in figure 7, where n is the number of
faults and v is the number of fault detection vectors.
The simulation time, for a serial fault simulation, tends to increase linearly with re-
spect to the number of faults. Also the fact that the faulty circuit may differ only slightly
from the fault free circuit indicates repeated simulation of many identical events. These
two facts make CPU time, and thus cost, very expensive for this type of fault simulation.
The main redeeming quality that this type of fault simulation has is very low memory us-
age. Only the true response needs to be stored in memory as the faulty response is gener-
ated and compared at run time. Any further simulation can be terminated, for a given fault,
whenever a difference is detected from the stored response.
3.2 Parallel fault simulation
Parallel simulators are the next logical step after serial fault simulators. The parallel
simulators take advantage of the fact that most machines perform logic word operations,
typically with a 32 bit word. If the simulator considers logic signals to be one of two val-
ues, either high or low, then each bit in the word can be used to simulate one distinct fault.
Theoretically a speedup of a factor of 32 can be achieved over serial simulation. This fac-
tor is typically not attainable however. As faults are detected they are dropped from the
fault simulation. Therefore, any particular word contains much less than 32 faults as the
simulation progresses. The effective speedup is thus greatly reduced. The benefit in speed-
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up obtained by the ability to describe each fault as a logic high or logic low can also be a
detriment in fault simulation. Many faults will manifest themselves as some logic value
between a logic high or a logic low. This makes switch-level fault simulation impossible,
in a parallel simulator, as most switch-level simulators express these intermediate values
as unknowns.
3.3 Differential fault simulation
Differential fault simulation relies on the fact that each faulty circuit differs only by
the inserted fault. In this type of simulator, a fault is inserted into a circuit model and then
simulated. This fault is then removed and the next fault is inserted into the same circuit
model. Then only the differences are simulated and propagated as far as possible. This pro-
cess continues for each consecutive fault, simulating only the differences which are gen-
erally few. When the level of fault propagation is small this method can obtain significant
speedup over serial fault simulation. However, the drawback to differential fault simula-
tion is the extreme care which must be used in the fault list ordering. Fault propagation
must be minimized so that successive differences, and thus the amount of simulation, is
small. To achieve this objective, consecutive faults should be as close as possible to each
other. This objective may be extremely hard to achieve for very large VLSI circuits.
3.4 Concurrent fault simulation
The predominant type of fault simulator today is the concurrent fault simulator. This
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technique relies heavily on dynamic fault lists which are kept for each circuit node. Sim-
ilar to the differential fault simulator, this type of fault simulation also takes advantage of
the similarity of faulty circuits to reduce the amount of the simulation needed.
The main difference between the two types of simulators is that a concurrent simula-
tor
will simulate the differences between the "good" circuit and the faulty circuit while a dif-
ferential simulator simulates the differences between two consecutive faulty circuits.
Concurrent fault simulation allows many faults to be simulated simultaneously with the
limiting factor being the memory capacity of the machine that is running the simulator.
With the cost of memory devices decreasing, very rapidly in recent years, this is becoming
less of a limit. Many workstations can now be configured with 64 and even 128 Mbytes
•
of resident memory space.
The basic concept behind concurrent fault simulation is to simulate only what needs
to be simulated. If a particular gate or block, of a given faulty circuit, is guaranteed to have
the same behavior as the fault free circuit, then the results of the fault free simulation will
be used instead. This saves CPU time by not performing redundant simulations and re-
duces the amount of memory needed to store the faulty circuit(s) results. In addition, a
gate or block need only be simulated if a given fault has propagated to this gate. CPU time
may be reduced funher by only performing a single evaluation for gates which have iden-
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tical inputs among many faulty circuits. Combining all of these techniques can yield a sig-
nificant reduction in CPU simulation time. This is indicated in Figure 8, where typical
CPU times of serial fault simulation are compared to CPU times of concurrent simula-
tion[14]. The initially higher CPU usage of the concurrent fault simulator is due to the
CPU
time
Tserial
Number of faults
Figure 8. CPU fault simulation time versus number of faults
overhead of setting up fault lists, searching and sorting these lists, fault partitioning and
dynamic memory management.
Much research has been done on multi-pass concurrent fault simulators that indicate
excellent performance[14]. One simulator, in particular, was developed at AT&T which
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incorporated a fIXed memory storage capability for use on their Microprogrammable Ac-
celerator for Rapid Simulation (MARS) systems[14,15]. The pseudo code, shown in Fig-
ure 9, gives an idea of the program flow for a multi-pass concurrent fault simulator.
pass_number = 1
vee_cnt =v
do begin
insert next n faults
initialize simulator
for x from 1 to v
advance simulation time
schedule fault-free events
schedule faulty event
if fault-free events differ from faulty events
converge events and diverge, if necessary
simulate
If time to strobe
compare fault-free and faulty outputs
if faulty output != fault free output
drop detected fault(s)
converge detected faults
if all n faults detected or (x =v)
•
done
continue until all faults processed
Figure 9. Pseudo code for a multi-pass concurrent fault algorithm
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With this type of an algorithm, concurrent fault simulation is still being used. The dif-
ference in a multi-pass algorithm is that the total fault list is partitioned into many smaller
lists of n faults each. It can be guaranteed that the available memory will never be exceeded
by only simulating n faults, with each pass of the simulator. Of course, the fault-free sim-
ulation must be repeated for each of the partitions so there is some waste of memory re-
sources in this type of an algorithm.
The primary drawback to concurrent fault simulation is its extensive memory usage.
These types of simulators can be very efficient, however, the manipulation of fault lists
requires a large perfonnance overhead. This overhead can be excessive for very large
VLSI circuits. Additional time may also be required for partitioning, if the available mem-
ory capacity is exceeded. Partitioning involves breaking the complete fault list up into
multiple smaller simulation runs which will not exceed the resident machines memory ca-
pacity. However, the partitioning of the fault list itself needs additional memory, as the
good circuit fault simulation must be performed for each partition. Due to the dynamic na-
ture of the memory usage it is very difficult to predict when and how much partitioning
will be necessary. Many times the partitioning is done by trial and error methods. A com-
parison of typical memory usage for concurrent simulation versus that of serial or sequen-
tial simulation, shown in Figure 10, graphically depicts concurrent fault simulations main
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drawback.
Memo
usage
Serial
Number of faults
Figure 10. Simulation memory usage versus number of faults
3.5 IDDQ monitoring
A final type of fault testing, although not simulation based, is IDDQ monitoring; oth-
erwise known as current testing. This type of fault testing is of prime interest in the design
and testing of sequential circuits. The fault testing techniques for combinational circuits
have been well researched and very high coverage is obtainable for node stuck-at
faults[lO]. IDDQ testing has shown the potential to increase a circuit's fault coverage, in-
cluding fault classes other than stuck-at's, with no perfonnance or area cost to the circuit
design.
29
The concept of IDDQ monitoring is based upon the fact that most CMOS devices are
designed to draw nano-ampere range quiescent currents. Current testing looks for exces-
sive supply current by monitoring both VOD and VSS power pins. Tests are generated
such that any existent faults will cause higher than expected supply current to be drawn by
the device. Many faults, such as the bridging fault and transistor stuck-on, can activate low
impedance paths between opposing device power supplies. These faults can be detected,
by specialized test equipment, due to higher than nonnal steady state currents. The supply
current can be monitored either by special on chip sensors, or very sensitive test equipment
external to the device under test. This type of testing can be much faster than other widely
accepted fault simulation techniques as the faults need not be propagated to primary circuit
outputs. Figure 11 indicates the supply current for a simple CMOS logic gate, both with
c
and without a transistor stuck-on fault.
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Figure 11. CMOS logic gate current measurements
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It is apparent that the faulty circuit draws high supply current between switching tran-
sients whereas the fault-free circuit draws little, if any, steady state current. The primary
drawback in the IDDQ testing technique is the difficulty in test generation. Great care must
be exercised to get the logic in a state where these excess currents can be detected.
The fault simulator presented in this thesis uses a sequential or serial type algorithm.
Ease of implementation was again a driving factor in this decision. It is our contention that
the speed gained by using functional-level and switch-level logic simulators would far out-
weigh the reduction in speed by using a serial, rather than a parallel or a concurrent fault
simulator. Adding in more parallelism, to the mixed-mode fault simulator, is discussed in
section 6.1 under the heading of future work.
•
31
Chapter 4. Logic simulators
Use of a logic simulator is a standard practice when performing fault analysis on a giv-
en semiconductor circuit. As with the many types of fault simulators, there are also many
types of logic simulators. Three of the primary types of logic simulators fall into the func-
tional-level, gate-level and switch-level categories. Each of these types vary in degree of
accuracy, speed and simplicity of the circuit model. The fIrst types of logic simulators
were typically of the gate-level variety. As technologies decrease in feature size and VLSI
becomes more prevalent, these types of logic simulators are proving to be too cumber-
some. The circuit model lacks the needed accuracy and the speed is too slow for very large
designs. These facts led to the development of functional-level simulators for their speed,
and switch level simulators for their speed and accuracy.
4.1 Gate-level logic simulation
Gate-level logic simulators have been the standard simulator of choice for many years.
They model circuits as groups of gates such as AND's, OR's, etc., connected by, generally,
delay free interconnects. Any delays are generally associated with the logic gates them-
selves. A fair amount of inaccuracy is indicated by this fact alone. It is well known that
much of the propagation delay from one point to another, in a logic circuit path, is due to
routing parasitics. An additional area of some inaccuracy comes from the fact that many
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These listed activities are performed for each simulation run. The activities which are
indicated by a "*,, are only performed once for each total simulation run. The other activi-
ties will be performed multiple times during the course of each full simulation run. A bar
graph showing measured CPU times for each of the listed activities is depicted in Figure
16. This bar graph shows times representative of logic block the size of eualu, euc and euop
(see table 2).
Flatten netlistfQE~~
Build simulator•••••11.11.&11
Insert faults
"Good" simulation••
<\vg. faulty simulation f1tjammEgm
Compare response 1!&1
Report fault coverage~~EE::EZE=::l
5.0 10.0 15.0 20.0 25.0
CPU time (sec)
30.0 35.0
Figure 16. Fault Simulation activity time breakdown
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Chapter 6: Future work and conclusions
The simulator, presented in this thesis, is the initial implementation of a mixed-mode
fault simulator which is both fast and accurate. It is a simulator which uses the best of both
functional-level and switch-level simulators to perform fault analysis of VLSI MOS cir-
cuits, such as microprocessors. The implementation of the simulator proved to work very
well for the majority of the test vehicle sub-blocks, including full custom logic circuits.
This fIrst implementation was intentionally kept simple to prove that the concept would
work. However, this fault simulator is far from perfect and there are many areas for im-
provement.
6.1 Future work
The speed and accuracy of the present fault simulator implementation are commend-
able. As in any design, however, there is still room for improvement. Some of the potential
areas for improvement have been presented throughout this thesis and are listed again for
completeness:
- Additional fault models
- Transistor-level rather than gate-level simulation
- Maintain netlist hierarchy
- Additional simulation parallelism
- "On the fly" output response comparison
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The first two items on the list for future work are interrelated. Stuck-at fault models
can rather easily be inserted into gate-level netlists. To expand the fault models that this
simulator can handle would necessitate using transistor-level netlists. The program,
FLTSIM, already has the capability to output flattened transistor-level netlists. Therefore,
modifying the simulator to use this type of a netlist should not be a lot of work. The pri-
mary routine affected would be the fault insertion routine. This will have to be changed to
parse transistor descriptions rather than gate descriptions.
Using a switeh-levellogic simulator enables the inclusion of fault models, other than
the stuck-at model, quite easily. In the future, this simulator should be capable of handling
any of the point defect models described in chapter 2. The transistor stuck-open and stuck-
on models are easily implemented since all terminals of each transistor are accessible in a
switch-level model. Delay faults and~dging faults can be model;ed by adding the appro-
priate capacitance to, or between, specific nodes of the faulty circuit. Questions that need
to be answered, before implementing these models, are numerous though. Is the percent-
age of real defects which cannot be modelled by the stuck-at model statistically signifi-
cant? Is the fault coverage gained wonh the loss in simulation speed? These are a few of
the questions which must be answered before spending much time and effon to implement
other fault models.
The third area of future work runs contrary to the first two but is an accepted need as
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VLSI designs move towards ULSI designs. As the circuits become larger, more and more
CAD tools are using hierarchical design methodologies. A hierarchical circuit connectivity
list is much smaller in size and easier to manage than a flattened one. Flattened netlists are
easier to manipulate but are very wasteful of memory resources. The same sized and con-
figured gate can appear many times in a given design. This gate need only be represented
once in a hierarchical netlist in contrast to being repeated many times in a flattened netlist.
Ways are being looked at to maintain the design hierarchy without compromising the
speed at which fault insertion occurs.
With the amount of Local Area Networking (LAN) which is seen today for worksta-
tions, it should be fairly easy to build more parallelism into this fault simulator. Each indi-
vidual fault simulation does not take a great deal of time, but they are still sequential in
nature. Means are being studied to run many fault simulations on remote SUN worksta-
tions, in parallel. There are also many machines, today, which have multiple processors,
such as the MARS hardware accelerator[15]. Ways to utilize these multiple processors is
another area of future work.
Another area of future work is "on the fly" output response comparison. The present
simulator does a comparison only after both the "good" and the faulty simulations have
completed. BVALDIF performs the comparison and is presently quite fast. If the compar-
ison could be done while the faulty circuit is under simulation, then any further simulation
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could be aborted once a difference is found. This is called "on the fly" comparison and can
be very beneficial both in reducing the simulation time and comparison time. Ways to
modify BVALDIF, to perform this function, are being studied.
6.2 Conclusions
The design of increasingly larger VLSI circuits is making it extremely difficult to
maintain the quality level of outgoing products. Present day VLSI designs have orders of
magnitude more devices than those of only a few shon years ago. Integration of many de-
vices onto a single piece of silicon, as is the trend, has increased the area and thus, the sus-
ceptibility of devices to fabrication defects. Many of the recent developments in clean
rooms have been aimed at reducing lithography features rather than improving device re-
liability. Fault simulation is intended to detect any of the manufacturing defects which are
present in the device. The increasing size and complexity of today's VLSI design, howev-
er, is putting an enormous burden on presently available fault simulation CAD tools. The
demand for accurate and efficient fault simulation, of digital MOS circuits, is growing.
The intent of this thesis was to present a unique fault simulator implementation for
VLSI digital MOS circuits. Presented was a simulator which uses a combined functional-
level and switch-level approach to fault simulation. This methodology provides an accu-
rate as well as efficient means for performing fault analysis of very large custom and stan-
dard cell circuit designs. In addition to the "classical" node stuck-at fault model, this
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simulator has the ability to model many of the other proposed. physical models of fabrica-
tion defects. This fault simulator can include models such as the transistor stuck-on, the
transistor stuck-open along with the bridging and delay type fault models. The simulation
CPU time achieved. was faster than traditional gate-level fault simulators. The large num-
ber of implementable fault models also yields a far better fault coverage than strictly stuck-
at fault simulators.
A wealth of information, concerning fault analysis, has been presented in this thesis.
Some background material and a general introduction to the importance of fault analysis
was covered in the first chapter. The cost of not providing adequate test coverage was
shown at various levels of product assembly. A couple of means for measuring device
quality were also discussed in the latter portion of chapter 1. Chapter 2 was used as an
overview of many of the physical models which have been proposed to describe the nu-
merous fabrication defects which can occur in a VLSI circuit. The transistor stuck-on,
stuck-open, bridging and delay fault models were presented along with the "classical"
stuck-at fault model. Chapter 3 dealt with a few of the more common types of fault simu-
lators. Another type of fault detection, called IDDQ :nonitoring or current testing, was also
presented in this chapter. Chapter 4 dealt with the underlying logic simulators used in fault
simulation. The gate-level, functional-level and switch-level logic simulators are three of
the most common types of logic simulators. In chapter 5, the actual implementation and
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other issues about the new mixed-mode fault simulator were discussed. Programs within
the fault simulator implementation to flatten hierarchical netlists (FLTSIM), generate fault
lists(FSIM) and insert faults(PUTFLT) were also discussed in chapter 5. Finally, future
work and methods to improve the speed and include additional fault models for this fault
simulator were presented in section 6.1.
The fault simulator presented herein, along with techniques such as IDDQ monitoring,
should be capable of delivering near total fault coverage for VLSI MOS designs. The ulti-
mate fault coverage is, of course, dependent upon how well a set of fault vectors can be
written to exercise the design. However, it has been shown that this fault simulator can take
a given fault vector set and run them in a timely, cost efficient and accurate manner. The
fact that full custom logic can be simulated without problems is an added bonus. Switch-
•
level logic simulation makes this possible and also enables the fairly simple inclusion of
additional fault models at a future time. The fault simulator, presented in this thesis, has
proved to work very well with today's VLSI circuit designs. It also has room to grow and
expand its abilities for tomorrows highly integrated and complex ULSI circuits.
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APPENDIXA.
This appendix lists the specialized C function for the cache memory depicted in figure
13. This special C function is used to bind the functional-level portion of the mixed-mode
fault simulator to the switch-level portion.
#if sun
typedefstruct {unsignedcharb7:1, b6:1, b5:1, b4:I, b3:1, b2:1, bl:l, bO:I;} _Byte;
typedefstruct {unsigned intb31:1. b30:1, b29:1, b28:1, b27:1, b26:1, b25:1, b24:1,
b23:1, b22:1, b21:1, b20:1, bI9:1, bI8:1, bI7:1, bI6:1,
bI5:1, bI4:1, b13:I, bI2:1, bll:l, bIO:I, b9:1, b8:1,
b7:1, b6:1, b5:1, b4:1, b3:1, b2:1, bl:l, bO:I;} _Word;
#endif
extern char dId, c1k2, clk4, enmem, newaddr, readwrite;
extern int datai, datao;
static char _L[37];
static char_in[] = u_>";
static char_out[] = u<_";
static char_io[] =u<_>";
static struct {
char*a,*b, *c,*d;
} _binds[] = {
( &clkl,_in,"clkl" ),
( &c1k2,_in,"c1k2" ),
{ &clk4,_in,"clk4" },
{ &_L[Ol._in,"newaddIOO" },
( &_L[I],_in,"newaddrOl" ),
( &_L[2],_in,"newaddr02" ),
( &_L[3],_in,"newaddr03" ),
( &_L[4],_in,"newaddr04" ),
( &enmem,_in,"enmem" ),
( &readwrite,_in,"readwrite" ),
{ &_L[5],_in,"dataiOO" },
( &_L[6l._in,"dataiOI" ),
( &_L[7],_in,"datai02" ),
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{ &_L[8],_in,"datai03" },
{ &_L[9],_in,"datai04" },
{ &_L[1O],_in,"datai05" },
{ &_L[1l],_in,"datai06" },
{ &_L[12],_in,"datai07" },
{ &_L[13l._in,"datai08" },
{ &_L[14],_in,"datai09" },
{ &_L[15],_in,"datailO" },
{ &_L[16l._in,"dataill" },
{ &_L[17],_in,"datai12" },
{ &_L[18],_in,"datai13" },
{ &_L[19],_in,"datai14" },
{ &_L[20],_in,"datai15" },
{ &_L[21l._out,"dataoOO" },
{ &_L[22],_out,"dataoOl" },
{ &_L[23],_out,"datao02" },
{ &_L[24],_out,"datao03" },
{ &_L[25l._out,"datao04" },
{ &_L[26l._out,"datao05" },
{ &_L[27],_ollt,"datao06" },
{ &_L[28],_out,"datao07" },
{ &_L[29l._ollt,"datao08" },
{ &_L[30],_out,"datao09" },
{ &_L[31],_out,"dataolO" },
{ &_L[32l._out,"dataoll" },
{ &_L[33],_out,"datao12" },
{ &_L[34],_out,"datao13" },
{ &_L[35l._out,"datao14" },
{ &_L[36l._ollt,"datao15" },
};
static int _nbinds = 42;
cache_memO
{
static int initdone;
if (!initdone) {
readckt ("cache_mem.bsim");
XmemO
initdone = 1;
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}
YmemO;
settleO;
ZmemO;
return;
XmemO
{
int i;
for (i = 0; i < _nbinds; i++)
bind Lbinds[i].a, _binds[i].b, _binds[i].c, _binds[i].d);
return;
YmemO
{
register long _word;
_word = newaddr,
_L[O] = _word & 1;
_L[I] = _word» 1 & 1;
_L[2] = _word» 2 & 1;
_L[3] = _word» 3 & 1;
_L[4] = _word» 4 & 1;
_word = datai;
_L[5] = _word & 1;
_L[6] = _word» 1 & 1;
_L[7] = _word» 2 & 1;
_L[8] =_word» 3 & 1;
_L[9] = _word» 4 & 1;
_L[10] = _word» 5 & 1;
_L[11] = _word» 6 & 1;
_L[12] = _word »7 & 1;
_L[13] = _word» 8 & 1;
_L[14] = _word» 9 & 1;
_L[15] = _word » 10 & 1;
_L[16] = _word» 11 & 1;
_L[17] = _word» 12 & 1;
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_L[l8] = _word» 13 & 1;
_L[l9] =_word» 14& 1;
_L[20] = _word» 15 & 1;
return;
}
ZmemO
(
register _Byte *_byte;
register _Word *_word;
_word = LWord *) &datao;
_word->bO = _L[21];
_word->b1 = _L[22];
_word->b2 = _L[23];
_word->b3 = _L[24];
_word->b4 =_L[25];
_word->b5 = _L[26];
_word->b6 =_L[27];
_word->b7 = _L[28];
_word->b8 = _L[29];
_word->b9 = _L[30];
_word->bl0 = _L[31];
_word->bll = _L[32];
_word->bI2 =_L[33];
_word->b13 = _L[34];
_word->bI4 = _L[35];
_word->bI5 =_L[36];
return;
Specialized C function to bind functional simulator signals to SOISIM simulator signals
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AppendixB.
Appendix B indicates the program flow of the mixed-mode fault simulator prese~
ed in this thesis. The diagram shows a sequential fault simulator and the various func-
tions performed during a typical fault analysis.
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